V2U3X4-PCIE4E101
Dual Channel 2-port (1-port x 2) USB 3.0 to PCI Express x4 Gen 2 Host Card

Main > Product > Frame Grabbers & Interface Cards > USB3 Frame Grabber > PCIe x4 > V2U3X4-PCIE4E101
V2U3X4-PCIE4E101

The V2U3X4-PCIE4XE101 is a Quad channel USB 3.0 to PCI Express x4 Gen 2 Host Adapter. V2U3X4-PCIE4XE101 is designed with Two key components.
Utilizing the standard PCI Express Switch, the 8-Lane/8-Port PCI Express Switch provides the most efficient fan-out solution for integrating four PCI Express to USB 3.0 Single Chip Host controllers into a small board design. Each USB 3.0 to PCI Express Single Chip Host controller takes advantages of 5 Gbps burst rate of 4-lane PCI Express bus in both directions and is fully compliant with PCI Express Base specification r2.0. This solution provides full PCI Express and USB 3.0 functionality and performance. |
The Highlight Features
-
- Host Bus: PCIe x4 Gen 2 (20.0 Gb/s)
- Compliant with PCI Express Base Specification Revision 2.0
- Four independent USB 3.0 Host Controllers (Renesas uPD720202; USB IF TID 380000043)
- Compliant with Universal Serial Bus 3.0 specification Revision 1.0
- Compliant with Intel’s eXtensible Host Controller Interface (xHCI) specification Revision 1.0
- Supports USB Battery Charging Specification Revision 1.2 for Charging Downstream Ports (CDP).
- Supports UASP (USB Attached SCSI Protocol)
- Four USB 3.0 Cable Ports (A-type Receptacle, USB IF TID 360000003)
- Provides USB 3.0 cable port lock mechanism (IOI Standard: One Screwlock)
- Host Bus: PCIe x4 Gen 2 (20.0 Gb/s)
-
- Cable with One Screwlock Mechanism

Model | V2U3X4-PCIE4E101 |
---|---|
Primary PCI Express | Standards compliant PCI Express Base Specification r2.0 (Backwards compatible with PCIe r1.0a/1.1) PCI Power Management Spec r1.2 Microsoft Vista®-compliant Supports Access Control Services Dynamic Link-width control Dynamic SerDes speed control High Performance Non-Blocking Internal architecture Full line rate on all Ports Cut-Thru latency: 130ns 2KB max payload size PCI Express Power Management Link power management states: L0, L0s, L1, L2/L3 Ready, and L3 Device states: D0 and D3hot Quality of Service (QoS) support Two Virtual Channels (VC) per Port Eight Traffic Classes per Port Weighted Round-Robin Port & VC Arbitration |
Secondary PCI Express | Four Single (x1) PCI Express Lane Compliant with PCI Express Base Specification Revision 2.0 Supports PCI Express Card Electromechanical Specification Revision 2.0 Supports USB Battery Charging Specification Revision 1.2 for Charging Downstream Ports (CDP). |
USB Features | Compliant with USB 3.0 Specification Revision 1.0 Compliant with Intel’s eXtensible Host Controller Interface (xHCI) specification Revision 1.0 Each USB port supporting SS/HS/FS/LS data rates (5Gbps/480Mbps/12Mbps/1.5Mbps) Supports UASP (USB Attached SCSI Protocol) |
USB Data Transfer Rate | Low-speed (1.5 Mbps) Full-speed (12.0 Mbps) High-speed (480.0 Mbps) Super-speed (5.0 Gbps) |
Number of Ports | Four independent USB 3.0 Cable Ports (A-type Receptacle) ![]() |
USB Bus Power Input | From Power Connector 5V only Either Big IDE 4-pin DC Power Connector or/and SATA 15pin Power Connector |
Computer with PCI Express slot ( x4, x8, x16) Note: |
|
|
- 139mm(W) x 101mm[120mm](H)
- NW: 96.7g
Firmware, Drivers, Utility
|
|
* Specifications subject to change without prior notice